The smart Trick of atomic That Nobody is Discussing
The memory controller is just answerable for making sure that memory & cache on different processors stays constant - should you publish to memory on CPU1, CPU2 would not have the capacity to browse another thing from its cache. It's actually not its responsibility to make sure that They are equally making an attempt to manipulate the identical inf